| We remove the causes of EMI* as far as possible at the design stage using our noise emission simulator. We also propose optimal PC layouts and power plane designs, using power plane resonance analysis to reduce the causes of EMI from voltage fluctuations. |
| *EMI:Electromagnetic Interference |
 |
| Optimizing specialized components |
| Optimizing layout/wiring |
| Optimizing buffer capacity |
 |
 |
|
| Designed for stable power/GND potential |
| Optimizing PCs |
|
 |
|
 |
|
| PWB power design has grown more complex in recent years as ICs have come to require mutiple voltage sources. As density rises, moreover, power clearance and excessive electrical resonance occur at locations of dense signal wiring. At the design stage, our company proposes PWB designs that control voltage fluctuations by analyzing power plane resonance. We also anticipate EMC benefits from controlling the voltage fluctuations. |
| *EMC:Electromagnetic Compatibility |
| Our company makes proposals to verify voltage falls through IR drops and optimize power plane conditions and necessary via numbers by analyzing DC current distribution. |
|
 |
|
 |
|
 |
|
| Example of power plane analysis directly under BGA |
Example of power via analysis |
|
